Fewer instructions doesn't necessarily translate into better performance. The bottleneck in superscalar, pipelined processors is often the data dependency path between instructions. Adding instructions may as well not slow anything down, if those instructions don't lengthen the dependency path.

It would be interesting to know what the impact of the patch is on the workloads that were supposed to be helped by the removed logic.